



F r l a q

CONFIDENTIAL



Fabric Switch Memory Configuration



007PJT 22004 20275

Figure 1b

[illegible]

○




Figure 2




Figure 3

Figure 4




Figure 5




Figure 6






Figure 7






Figure 8



202006060004

Figure 9



300012103

STATGE[0] :: fs  
input = ((6),j(5),i(4),j(3)) - ((2),i(1),i(0)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))  
output = ((6),j(5),i(4),j(3))  
STATGE[1] :: ms1  
input = ((6),j(5),i(4),j(3))  
output = ((6),j(5),i(4),j(3))  
STATGE[2] :: ms2  
input = ((6),j(5),i(4),j(3))  
output = ((6),j(5),i(4),j(3))  
STATGE[3] :: fs  
input = ((6),j(5),i(4),j(3))  
output = ((6),j(5),i(4),j(3)) - ((2),j(1),j(0)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))

10 (a) Initial step 0

STATGE[0] :: fs  
input = ((6),j(5),i(4),j(3)) - ((2),i(1),i(0)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))  
output = ((6),j(5),i(4),j(3)) - ((a, b, c)) -  
STATGE[1] :: ms1  
input = ((3), a, b, c) : ((6),j(5),i(4)) -  
output = ((3), a, b, c) : ((d, e, j(6)) -  
STATGE[2] :: ms2  
input = ((c, d, e, j(6)) : ((3), a, b) -  
output = ((c, d, e, j(6)) : ((5),j(4),j(3)) -  
STATGE[3] :: fs  
input = ((6),j(5),i(4),j(3)) : ((c, d, e) -  
output = ((6),j(5),i(4),j(3)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))

10 (c) Step 2

10 (b) Step 1

STATGE[0] :: fs  
input = ((6),j(5),i(4),j(3)) - ((2),i(1),i(0)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))  
output = ((6),j(5),i(4),j(3)) : ((a, b, c)) -  
STATGE[1] :: ms1  
input = ((3), a, b, c) : ((6),j(5),i(4)) -  
output = ((3), a, b, c) : ((d, e, j(6)) -  
STATGE[2] :: ms2  
input = ((c, d, e, j(6)) : ((3), a, b) -  
output = ((c, d, e, j(6)) : ((5),j(4),j(3)) -  
STATGE[3] :: fs  
input = ((6),j(5),i(4),j(3)) : ((c, d, e) -  
output = ((6),j(5),i(4),j(3)) - ((6),j(5),i(4),j(3),j(2),j(1),j(0))

10 (d) Physical restriction bit assignment

Fig. 10

50001.2103

## Data VCI Setup




FIG. 11

50001. 2103

## Middle Stages (on switch fabric) VCI Setup




FIG. 12

Data VCI setup within the fabric (for middle stage DPCs)

50001. 2103

# First Stage (on board) VCI Setup




FIG. 13

First stage VCI setup on the board

50001. 2103

# Last Stage (on board) VCI Setup




FIG. 14

Last stage VCI setup on the board